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Abstract : The demand for high speed, low power dissipation and low cost for design of low-power VLSI, 
is always required .We have proposed a new design technique using Feynman gate .While the power 
dissipation increases linearly with advanced version processors, the power density also increases 
exponentially, because of the ever- shrinking size of the integrated circuits.. Richard P. Feynman he 
introduces the concept of reversible logic. The main aim of the paper is describing the behaviour of 
reversible universal gates to build more complicated circuits which can be implemented in ALU. 
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I. INTRODUCTION 
Information loss is equal to energy loss. The loss of 
information is associated with laws of physics 
requiring that one bit of information lost dissipates 
kT ln2 of energy, where k is Boltzmann’s constant 
and T is temperature of the system [1]. Reversible 
computation greatly reduces the power dissipation 
and energy loss.  Power dissipation of reversible 
circuit, under ideal physical circumstances is zero. 
According to Moore’s law, after every eighteen 
months, a number of transistors will be doubled. 
Therefore the amount of energy dissipation will 
grow exponentially. In this case, reversible logic is 
much effective to reduce a large amount of power 
dissipation. In reversible logic design, there is k no 
of output for k no of inputs. This advantage of 
reversible circuits over combinational circuits 
makes it more efficient. If any how once data is 
lost, you can easily determine in reversible logic. 
We can also determine its input combinations by 
analyzing its present outputs. So this is called 
reversible. Energy dissipation can be removed if 
design behaves as information-lossless. Fan out is 
increased and design formed with feedback. It has 
wide applications in low-power CMOS design, 
Quantum computing, and nanotechnology. 
1.1 Methodology 
The literature review on Feynman gate using 
reversible technique is to be carried out by referring 
journals, books, websites and related documents. 
Design specifications of NAND gate using 
reversible logic.  The great discovery of Bennett 
and Tommaso Toffoli, independently, of Fredkin 
[3] is that it is possible to do computation with a 
different kind of fundamental gate unit, namely, a 
reversible gate unit. We have illustrated their idea--





Minimize the garbage [9], minimize the width of 
the circuit that is minimizing the number of inputs, 
minimize the total number of gates and minimize 
the delay.    
Reversible logic supports the process of running 
the system both forward and backward. This means 
that reversible     computations can generate inputs 
from outputs and can stop and go back to any point 
in the computation history. Thus, reversible logic 
circuits offer an alternative that allows computation 
with arbitrarily small energy dissipation. Therefore, 
logical reversibility is a necessary (although not 
sufficient) condition for physical reversibility [10]. 
II. REVERSIBLE LOGIC 
The first condition for the deterministic device to 
be reversible is that its input and output be uniquely 
retrievable from each other then it is called 
logically reversible [2]. The second condition a 
device can actually run backwards then it is called 
physically reversible. And the second law of 
thermodynamics guarantees that it dissipates no 
heat. 
Reversible are circuits (gates) that have one to one 
mapping between vectors of inputs and outputs; 
thus the vector of input states can be always 
reconstructed from the vector of output states. 
  
 Fig1: One to one mapping 
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III. BASIC REVERSIBLE LOGIC GATES 
 Feynman Gate 
Feynman gate was given by Richard Feynman in 
1982, which is a 2×2 reversible gate as shown in 
figure 1. The input vector is I(A, B) and the 
output vector is O(P, Q). The outputs are defined 
by P=A, Q=A ⊕ B. Quantum cost of a Feynman 
gate is 1[7]. Feynman Gate (FG) can be used as a 
copying gate. Since a fan-out is not allowed in 
reversible logic, this gate is useful for duplication 
of the required outputs.   
 
Figure2: Feynman Gate 
 
Table 1: Truth table of Feynman gates 
 
Fig3: Irreversible NOT Gate and its Equivalent 
Reversible NOT Gate. 
NOT gate by itself is reversible and hence can be 
implemented using 1*1 reversible Not gate. 
Feynman CNOT Gate  
Feynman gate can perform negation operation but 
in controlled way and it is also  known as 
Controlled NOT Gate. If two line are A and B, the 
first line A is known as CONTROL line and 
second line B is known as TARGET line. 
Operation on target line is negation and only 
performed when control line is set otherwise no 
operation on target line is observed. 
Controlled NOT (CNOT) gate is an example for a 
2*2 gate. The Reversible 2*2 gate with Quantum 
Cost of one having mapping input (A, B) to output 
(P = A, Q = A B) is as shown in the Figure 2. 
 
Table 2: truth table of NOT gate 
IV. REVERSIBLE UNIVERSAL LOGIC 
GATES 
A universal gate is a gate which can implement 
any Boolean function without need to use any 
other gate type. The NAND and NOR gates 
are universal gates. In practice, this is 
advantageous since NAND and NOR gates are 
economical and easier to fabricate and are the basic 
gates used in all IC digital logic families. 
Reversible computation for universal gates is 
emerging as a promising solution and likely to 
work on extremely low power technologies and 
offer high speed computations. The reversibility 
retains the capability to retrieve the input data from 
output and minimizes heat dissipation. 
 
Fig4: Irreversible AND Gate and its Equivalent 
Reversible NAND Gate 
Figure4 shows an implementation of 3*3 Toffoli 
gate [3] in which third input is constant “1” input. 
A and B inputs are produced as output which are 
garbage output. Primary output of the gate is shown   
C= (AB)’.  
 
Fig5: Irreversible NOR gate and its equivalent 
reversible NOR gate 
Figure5 shows an implementation of 3*3 Toffoli 
gate [7] with two NOT gate in which third input is 
constant “0‟ input. A and B inputs are produced as 
output which are garbage output. Primary output of 
the gate is shown. 
No information loss is significant because 
theoretically there then can be no energy loss. 
Information loss = energy loss 
Solution = reversible 
Power dissipation of reversible circuit, under ideal   
physical circumstances, is zero. 
V. QUANTUM COMPUTING 
The Quantum Cost of 1*1 Reversible gates is zero, 
and Quantum Cost of 2*2 Reversible gates is one. 
Any Reversible gate is realized by using 1*1 NOT 
gates and 2*2 Reversible gates, such as V, V+ and 
FG gate which is also known as CNOT gate. The V 
and V+ Quantum gates have the property given in 
the Equations 1, 2 and 3.  
V * V = NOT ……………… (1)  
V * V+ = V+* V = I ……….. (2)  
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V+* V+= NOT ……………. (3)  
The Quantum Cost of a Reversible gate is 
calculated [4]by counting the number of V, V+ and 
CNOT gates [6]. 
VI. APPLICATIONS OF REVERSIBLE 
LOGIC GATES 
Reversible computing may have applications in 
computer security and transaction processing, but 
the main long-term benefit will be felt very well in 
those areas which require high energy efficiency, 
speed and performance [5].it include the area like 
1. Low power CMOS. 
2. Quantum computer. 
3. Nanotechnology 
4. Optical computing 
5. Design of low power arithmetic and data 
path for digital signal processing (DSP). 
6. Field Programmable Gate Arrays (FPGAs) 
in CMOS technology for extremely low   
power, high testability and self-repair. 
VII. CONCLUSION 
In this work we have presented to the 
multipurpose binary reversible   universal logic 
gates. Such gates can be used in regular circuits 
realizing Boolean functions [8]. In the same way 
it is possible to construct multiple-valued 
reversible gates having similar properties. The 
proposed asynchronous designs have the 
applications in digital circuits like a 
Timer/Counter, building reversible ALU, 
reversible processor etc. This work forms an 
important move in building large and complex 
reversible sequential circuits. 
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